LH28F800SG-L/SGH-L (FOR TSOP, CSP)

DESCRIPTION

The LH28F800SG-L/SGH-L flash memories with SmartVoltage technology are high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications. The LH28F800SG-L/SGH-L can operate at Vcc = 2.7 V and VPP = 2.7 V. Their low voltage operation capability realizes longer battery life and suits for cellular phone application. Their symmetrically-blocked architecture, flexible voltage and enhanced cycling capability provide for highly flexible component suitable for resident flash arrays, SIMMs and memory cards. Their enhanced suspend capabilities provide for an ideal solution for code + data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the LH28F800SG-L/SGH-L offer three levels of protection : absolute protection with VPP at GND, selective hardware block locking, or flexible software block locking. These alternatives give designers ultimate control of their code security needs.

FEATURES

- SmartVoltage technology
 - 2.7 V, 3.3 V or 5 V Vcc
 - 2.7 V, 3.3 V, 5 V or 12 V VPP
- High performance read access time LH28F800SG-L70/SGH-L70
 - 70 ns (5.0±0.25 V)/80 ns (5.0±0.5 V)/ 85 ns (3.3±0.3 V)/100 ns (2.7 to 3.0 V)
 LH28F800SG-L10/SGH-L10
 - 100 ns (5.0±0.5 V)/100 ns (3.3±0.3 V)/
 120 ns (2.7 to 3.0 V)

8 M-bit (512 kB x 16) SmartVoltage Flash Memories

- Enhanced automated suspend options
 - Word write suspend to read
 - Block erase suspend to word write
 - Block erase suspend to read
- Enhanced data protection features
 - Absolute protection with VPP = GND
 - Flexible block locking
 - Block erase/word write lockout during power transitions
- SRAM-compatible write interface
- High-density symmetrically-blocked architecture
 Sixteen 32 k-word erasable blocks
- Enhanced cycling capability
 - 100 000 block erase cycles
 - 1.6 million block erase cycles/chip
- Low power management
 - Deep power-down mode
 - Automatic power saving mode decreases lcc in static mode
- Automated word write and block erase
 - Command user interface
 - Status register
- ETOXTM* V nonvolatile flash technology
- Packages
 - 48-pin TSOP TypeI (TSOP048-P-1220)
 - Normal bend/Reverse bend
 - -48-ball CSP(FBGA048-P-0808)
- * ETOX is a trademark of Intel Corporation.


In the absence of confirmation by device specification sheets, SHARP takes no responsibility for any defects that may occur in equipment using any SHARP devices shown in catalogs, data books, etc. Contact SHARP in order to obtain the latest device specification sheets before using any SHARP device.

COMPARISON TABLE


VERSIONS	OPERATING TEMPERATURE	PACKAGE	WRITE PROTECT FUNCTION
LH28F800SG-L	0 to +70°C	48-pin TSOP (I)	Controlled by
(FOR TSOP, CSP)	0104700	48-ball CSP	WP# and RP# pins
LH28F800SGH-L	−40 to +85°C	48-pin TSOP (I)	Controlled by
(FOR TSOP, CSP)	+0 10 100 0	48-ball CSP	WP# and RP# pins
LH28F800SG-L*1	0 to +70°C		Controlled by DD# pin
(FOR SOP)	010+700	44-pin SOP	Controlled by RP# pin

*1 Refer to the datasheet of LH28F800SG-L (FOR SOP).

PIN CONNECTIONS



BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	TYPE	NAME AND FUNCTION
A. A. (a)		ADDRESS INPUTS : Inputs for addresses during read and write operations. Addresses
A0-A18	INPUT	are internally latched during a write cycle.
		DATA INPUT/OUTPUTS : Inputs data and commands during CUI write cycles; outputs
	INPUT/	data during memory array, status register, and identifier code read cycles. Data pins
DQ0-DQ15	OUTPUT	float to high-impedance when the chip is deselected or outputs are disabled. Data is
		internally latched during a write cycle.
		CHIP ENABLE : Activates the device's control logic, input buffers, decoders, and sense
CE#	INPUT	amplifiers. CE#-high deselects the device and reduces power consumption to standby
		levels.
		RESET/DEEP POWER-DOWN : Puts the device in deep power-down mode and resets
		internal automation. RP#-high enables normal operation. When driven low, RP# inhibits
		write operations which provide data protection during power transitions. Exit from deep
RP#	INPUT	power-down sets the device to read array mode.
		RP# at VHH allows to set permanent lock-bit. Block erase, word write, or lock-bit
		configuration with VIH < RP# < VHH produce spurious results and should not be
		attempted.
OE#	INPUT	OUTPUT ENABLE : Controls the device's outputs during a read cycle.
		WRITE ENABLE : Controls writes to the CUI and array blocks. Addresses and data are
WE#	INPUT	latched on the rising edge of the WE# pulse.
		WRITE PROTECT : Master control for block locking. When VIL, locked blocks cannot be
WP#	INPUT	erased and programmed, and block lock-bits can not be set and reset.
		READY/BUSY : Indicates the status of the internal WSM. When low, the WSM is
		performing an internal operation (block erase, word write, or lock-bit configuration).
		RY/BY#-high indicates that the WSM is ready for new commands, block erase is
RY/BY#	OUTPUT	suspended, and word write is inactive, word write is suspended, or the device is in deep
		power-down mode. RY/BY# is always active and does not float when the chip is
		deselected or data outputs are disabled.
		BLOCK ERASE, WORD WRITE, LOCK-BIT CONFIGURATION POWER SUPPLY :
		For erasing array blocks, writing words, or configuring lock-bits. With VPP ≤ VPPLK,
VPP	SUPPLY	memory contents cannot be altered. Block erase, word write, and lock-bit configuration
		with an invalid VPP (see Section 6.2.3 "DC CHARACTERISTICS") produce spurious
		results and should not be attempted.
		DEVICE POWER SUPPLY : Internal detection configured the device for 2.7 V, 3.3 V or
		5 V operation. To switch from one voltage to another, ramp Vcc down to GND and then
16-	SUPPLY	ramp Vcc to the new voltage. Do not float any power pins. With Vcc \leq VLKO, all write
Vcc	SUPPLY	attempts to the flash memory are inhibited. Device operations at invalid Vcc voltage
		(see Section 6.2.3 "DC CHARACTERISTICS") produce spurious results and should
		not be attempted.
GND	SUPPLY	GROUND : Do not float any ground pins.

1 INTRODUCTION

This datasheet contains LH28F800SG-L/SGH-L specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4, and 5 describe the memory organization and functionality. Section 6 covers electrical specifications. LH28F800SG-L/SGH-L flash memories documentation also includes ordering information which is referenced in Section 7.

1.1 New Features

Key enhancements of LH28F800SG-L/SGH-L SmartVoltage flash memories are :

- SmartVoltage Technology
- Enhanced Suspend Capabilities
- In-System Block Locking
- Permanent Lock Capability,

Note following important differences :

- VPPLK has been lowered to 1.5 V to support 3.3 V and 5 V block erase, word write, and lockbit configuration operations. Designs that switch VPP off during read operations should make sure that the VPP voltage transitions to GND.
- To take advantage of SmartVoltage technology, allow Vcc connection to 2.7 V, 3.3 V or 5 V.
- Once set the permanent lock bit, the blocks which have been set block lock-bit can not be erased, written forever.

1.2 Product Overview

The LH28F800SG-L/SGH-L are high-performance 8 M-bit SmartVoltage flash memories organized as 512 k-word of 16 bits. The 512 k-word of data is arranged in sixteen 32 k-word blocks which are individually erasable, lockable, and unlockable insystem. The memory map is shown in **Fig. 1**.

SmartVoltage technology provides a choice of Vcc and VPP combinations, as shown in **Table 1**, to meet system performance and power expectations. 2.7 to 3.6 V Vcc consumes approximately one-fifth the power of 5 V Vcc. But, 5 V Vcc provides the highest read performance. VPP at 2.7 V, 3.3 V and 5 V eliminates the need for a separate 12 V converter, while VPP = 12 V maximizes block erase and word write performance. In addition to flexible erase and program voltages, the dedicated VPP pin gives complete data protection when VPP \leq VPPLK.

Table 1	Vcc and VPP Voltage Combinations
	Offered by SmartVoltage Technology

Vcc VOLTAGE	VPP VOLTAGE
2.7 V	2.7 V, 3.3 V, 5 V, 12 V
3.3 V	3.3 V, 5 V, 12 V
5 V	5 V, 12 V

Internal Vcc and VPP detection circuitry automatically configures the device for optimized read and write operations.

A command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timing necessary for block erase, word write, and lock-bit configuration operations.

A block erase operation erases one of the device's 32 k-word blocks typically within 1.2 second (5 V Vcc, 12 V VPP) independent of other blocks. Each block can be independently erased 100 000 times (1.6 million block erases per device). Block erase suspend mode allows system software to suspend block erase to read data from, or write data to any other block.

Writing memory data is performed in word increments typically within 7.5 μ s (5 V Vcc, 12 V VPP). Word write suspend mode enables the system to read data from, or write data to any other flash memory array location.

The selected block can be locked or unlocked individually by the combination of sixteen block lock bits and the RP# or WP#. Block erase or word write must not be carried out by setting block lock bits and setting WP# to low and RP# to VIH. Even if WP# is high state or RP# is set to VHH, block erase and word write to locked blocks is prohibited by setting permanent lock bit.

The status register or RY/BY# indicates when the WSM's block erase, word write, or lock-bit configuration operation is finished.

The RY/BY# output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using RY/BY# minimizes both CPU overhead and system power consumption. When low, RY/BY# indicates that the WSM is performing a block erase, word write, or lock-bit configuration. RY/BY#-high indicates that the WSM is ready for a new command, block erase is suspended (and word write is inactive), word write is suspended, or the device is in deep power-down mode.

The access time is 70 ns (tAVQV) at the Vcc supply voltage range of 4.75 to 5.25 V over the temperature range, 0 to +70°C (LH28F800SG-L)/-40 to +85°C (LH28F800SGH-L). At 4.5 to 5.5 V Vcc, the access time is 80 ns or 100 ns. At lower Vcc voltage, the access time is 85 ns or 100 ns (3.0 to 3.6 V) and 100 ns or 120 ns (2.7 to 3.0 V).

The Automatic Power Saving (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical ICCR current is 1 mA at 5 V Vcc and 3 mA at 2.7 to 3.6 V Vcc.

When CE# and RP# pins are at Vcc, the Icc CMOS standby mode is enabled. When the RP# pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time (tPHQV) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time (tPHEL) from RP#-high until writes to the CUI are recognized. With RP# at GND, the WSM is reset and the status register is cleared.

FFF 000	32 k-Word Block	15
FF 00	32 k-Word Block	14
F	32 k-Word Block	13
	32 k-Word Block	12
	32 k-Word Block	11
	32 k-Word Block	10
	32 k-Word Block	9
	32 k-Word Block	8
	32 k-Word Block	7
	32 k-Word Block	6
	32 k-Word Block	5
	32 k-Word Block	4
-	32 k-Word Block	3
	32 k-Word Block	2
	32 k-Word Block	1
F D	32 k-Word Block	0

Fig. 1 Memory Map

2 PRINCIPLES OF OPERATION

The LH28F800SG-L/SGH-L SmartVoltage flash memories include an on-chip WSM to manage block erase, word write, and lock-bit configuration functions. It allows for : 100% TTL-level control inputs, fixed power supplies during block erasure, word write, and lock-bit configuration, and minimal processor overhead with RAM-like interface timings.

After initial device power-up or return from deep power-down mode (see **Table 2 "Bus Operations"**), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby, and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the VPP voltage. High voltage on VPP enables successful block erasure, word writing, and lock-bit configuration. All functions associated with altering memory contents — block erase, word write, lockbit configuration, status, and identifier codes — are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase, word write, and lock-bit configuration. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and margining of data. Addresses and data are internally latched during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes, or outputs status register data.

Interface software that initiates and polls progress of block erase, word write, and lock-bit configuration can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read/write data from/to blocks other than that which is suspended. Word write suspend allows system software to suspend a word write to read data from any other flash memory array location.

2.1 Data Protection

Depending on the application, the system designer may choose to make the VPP power supply switchable (available only when memory block erases, word writes, or lock-bit configurations are required) or hardwired to VPPH1/2/3. The device accommodates either design practice and encourages optimization of the processor-memory interface.

When $VPP \leq VPPLK$, memory contents cannot be altered. The CUI, with two-step block erase, word write, or lock-bit configuration command sequences, provides protection from unwanted operations even when high voltage is applied to VPP. All write functions are disabled when Vcc is below the write lockout voltage VLKO or when RP# is at VIL. The device's block locking capability provides additional protection from inadvertent code or data alteration by gating erase and word write operations.

3 BUS OPERATION

The local CPU reads and writes flash memory insystem. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

3.1 Read

Information can be read from any block, identifier codes, or status register independent of the VPP voltage. RP# can be at either VIH or VHH.

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes, or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep powerdown mode, the device automatically resets to read array mode. Five control pins dictate the data flow in and out of the component : CE#, OE#, WE#,

SHARP

RP# and WP#. CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control, and when active enables the selected memory device. OE# is the data output (DQ0-DQ15) control and when active drives the selected memory data onto the I/O bus. WE# must be at VIH and RP# must be at VIH or VHH. **Fig. 13** illustrates read cycle.

3.2 Output Disable

With OE# at a logic-high level (VIH), the device outputs are disabled. Output pins DQ0-DQ15 are placed in a high-impedance state.

3.3 Standby

CE# at a logic-high level (VIH) places the device in standby mode which substantially reduces device power consumption. DQ0-DQ15 outputs are placed in a high-impedance state independent of OE#. If deselected during block erase, word write, or lockbit configuration, the device continues functioning, and consuming active power until the operation completes.

3.4 Deep Power-Down

RP# at VI∟ initiates the deep power-down mode.

In read modes, RP#-low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100 ns. Time tPHQV is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase, word write, or lock-bit configuration modes, RP#-low will abort the operation. RY/BY# remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time tPHWL is required after RP# goes to logic-high (VIH) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase, word write, or lock-bit configuration modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

3.5 Read Identifier Codes

The read identifier codes operation outputs the manufacture code, device code, block lock configuration codes for each block, and the permanent lock configuration code (see **Fig. 2**). Using the manufacture and device codes, the system CPU can automatically match the device with its proper algorithms. The block lock and permanent lock configuration codes identify locked and unlocked blocks and permanent lock-bit setting.




Fig. 2 Device Identifier Code Memory Map

3.6 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Word Write command requires the command and address of the location to be written. Set Permanent and Block Lock-Bit commands require the command and address within the device (Permanent Lock) or block within the device (Block Lock) to be locked. The Clear Block Lock-Bits command requires the command and address within the device.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. **Fig. 14** and **Fig. 15** illustrate WE# and CE# controlled write operations.

4 COMMAND DEFINITIONS

When the VPP \leq VPPLK, read operations from the status register, identifier codes, or blocks are enabled. Placing VPPH1/2/3 on VPP enables successful block erase, word write and lock-bit configuration operations.

Device operations are selected by writing specific commands into the CUI. **Table 3** defines these commands.

MODE	NOTE	RP#	CE#	OE#	WE#	ADDRESS	VPP	DQ0-15	RY/BY#
Read	1, 2, 3, 8	Viн or Vнн	VIL	VIL	Vін	Х	Х	Dout	Х
Output Disable	3	Viн or Vнн	VIL	Vін	Vін	Х	Х	High Z	Х
Standby	3	Viн or Vнн	Vін	Х	Х	Х	Х	High Z	Х
Deep Power-Down	4	VIL	Х	Х	Х	Х	Х	High Z	Vон
Read Identifier Codes	8	Viн or Vнн	VIL	VIL	Vін	See Fig. 2	Х	(NOTE 5)	Vон
Write	3, 6, 7, 8	Vih or Vhh	VIL	Vін	VIL	Х	Х	Din	Х

Table 2	Bus O	perations
---------	-------	-----------

- Refer to Section 6.2.3 "DC CHARACTERISTICS". When VPP ≤ VPPLK, memory contents can be read, but not altered.
- X can be VIL or VIH for control pins and addresses, and VPPLK or VPPH1/2/3 for VPP. See Section 6.2.3 "DC CHARACTERISTICS" for VPPLK and VPPH1/2/3 voltages.
- RY/BY# is VoL when the WSM is executing internal block erase, word write, or lock-bit configuration algorithms. It is VoH during when the WSM is not busy, in block erase suspend mode (with word write inactive), word write suspend mode, or deep power-down mode.
- 4. RP# at GND±0.2 V ensures the lowest deep powerdown current.
- 5. See Section 4.2 for read identifier code data.
- VIH < RP# < VHH produce spurious results and should not be attempted.
- 7. Refer to Table 3 for valid DIN during a write operation.
- 8. Don't use the timing both OE# and WE# are VIL.

	BUS CYCLES	BUS CYCLES		FIRST BUS CYCLE			SECOND BUS CYCLE		
COMMAND	REQ'D.	NOTE				Oper (NOTE 1)	Addr (NOTE 2)	Data (NOTE 3)	
Read Array/Reset	1		Write	Х	FFH				
Read Identifier Codes	≥ 2	4	Write	Х	90H	Read	IA	ID	
Read Status Register	2		Write	Х	70H	Read	Х	SRD	
Clear Status Register	1		Write	Х	50H				
Block Erase	2	5	Write	BA	20H	Write	BA	D0H	
Word Write	2	5, 6	Write	WA	40H or 10H	Write	WA	WD	
Block Erase and	1	5	Write	x	B0H				
Word Write Suspend									
Block Erase and	1	5	5 Write	x	DOH				
Word Write Resume	1	5	VVILE		DUIT				
Set Block Lock-Bit	2	7	Write	BA	60H	Write	BA	01H	
Set Permanent Lock-Bit	2	7	Write	Х	60H	Write	Х	F1H	
Clear Block Lock-Bits	2	8	Write	Х	60H	Write	Х	D0H	

Table 3 Command Definitions (NOTE 9)

NOTES :

- 1. Bus operations are defined in Table 2.
- 2. X = Any valid address within the device.
 - IA = Identifier code address : see Fig. 2.

BA = Address within the block being erased or locked. WA = Address of memory location to be written.

- SRD = Data read from status register. See Table 6 for a description of the status register bits.
 - WD = Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).
 - ID = Data read from identifier codes.
- Following the Read Identifier Codes command, read operations access manufacture, device, block lock, and permanent lock codes. See Section 4.2 for read identifier code data.
- If the block is locked and the permanent lock-bit is not set, WP# must be at VIH or RP# must be at VHH to enable block erase or word write operations. Attempts to issue a block erase or word write to a locked block while WP# is VIH or RP# is VHH.

- 6. Either 40H or 10H is recognized by the WSM as the word write setup.
- If the permanent lock-bit is set, WP# must be at VIH or RP# must be at VIH to set a block lock-bit. RP# must be at VIH to set the permanent lock-bit. If the permanent lock-bit is set, a block lock-bit cannot be set. Once the permanent lock-bit is set, permanent lock-bit reset is unable.
- If the permanent lock-bit is set, clear block lock-bits operation is unable. The clear block lock-bits operation simultaneously clears all block lock-bits. If the permanent lock-bit is not set, the Clear Block Lock-Bits command can be done while WP# is VIH or RP# is VIH.
- Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase, word write or lock-bit configuration, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Word Write Suspend command. The Read Array command functions independently of the VPP voltage and RP# can be VIH or VHH.

4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in **Fig. 2** retrieve the manufacture, device, block lock configuration and permanent lock configuration codes (see **Table 4** for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the VPP voltage and RP# can be VIH or VHH. Following the Read Identifier Codes command, the following information can be read :

CODE	ADDRESS	DATA
Manufacture Code	00000H	00B0H
Device Code	00001H	0050H
Block Lock Configuration (NOTE 2)	XX002H (NOTE 1)	
Unlocked		$DQ_0 = 0$
Locked		DQ0 = 1
 Reserved for future enhancement 		DQ1-15
Permanent Lock Configuration (NOTE 2)	00003H	
Unlocked		$DQ_0 = 0$
Locked		DQ0 = 1
Reserved for future enhancement		DQ1-15

 Table 4
 Identifier Codes

NOTES :

- 1. X selects the specific block lock configuration code to be read. See Fig. 2 for the device identifier code memory map.
- Block lock status and permanent lock status are output by DQ0. DQ1-DQ15 are reserved for future enhancement.

4.3 Read Status Register Command

The status register may be read to determine when a block erase, word write, or lock-bit configuration is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#, whichever occurs. OE# or CE# must toggle to VIH before further reads to update the status register latch. The Read Status Register command functions independently of the VPP voltage. RP# can be VIH or VHH.

4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3, and SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see **Table 6**). By allowing system software to reset these bits, several operations (such as cumulatively erasing or locking multiple blocks or writing several words in sequence) may be performed. The status register may be polled to determine if an error occurred during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied VPP voltage. RP# can be VIH or VHH. This command is not functional during block erase or word write suspend modes.

4.5 Block Erase Command

Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by a block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see **Fig. 3**). The CPU can detect block erase completion by analyzing the output data of the RY/BY# pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when Vcc = VCC1/2/3/4 and VPP = VPPH1/2/3. In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while VPP ≤ VPPLK, SR.3 and SR.5 will be set to "1". Successful block erase requires that the corresponding block lock-bit be cleared or, if set, that WP# = VIH or RP# = VHH. If block erase is attempted when the corresponding block lock-bit is set and WP# = VIL and RP# = VIH, SR.1 and SR.5 will be set to "1". Once permanent lock-bit is set, the blocks which have been set block lock-bit are unable to erase forever. Block erase operations with VIH < RP# < VHH produce spurious results and should not be attempted.

4.6 Word Write Command

Word write is executed by a two-cycle command sequence. Word write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the word write and write verify algorithms internally. After the word write sequence is written, the device automatically outputs status register data when read (see **Fig. 4**). The CPU can detect the completion of the word write event by analyzing the RY/BY# pin or status register bit SR.7.

When word write is complete, status register bit SR.4 should be checked. If word write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word writes can only occur when Vcc = Vcc1/2/3/4 and VPP = VPPH1/2/3. In the absence of this high voltage, memory contents are protected against word writes. If word write is attempted while VPP \leq VPPLK, status register bits SR.3 and SR.4 will be set to "1". Successful word write requires that the corresponding block lock-bit be cleared or, if set, that WP# = VIH or RP# = VHH. If word write is attempted when the corresponding block lock-bit is set and WP# = VIL and RP# = VIH, SR.1 and SR.4 will be set to "1". Once permanent lock-bit is set, the blocks which have been set block lock-bit are unable to write forever. Word write operations with VIH < RP# < VHH produce spurious results and should not be attempted.

4.7 Block Erase Suspend Command

The Block Erase Suspend command allows block erase interruption to read or word write data in another block of memory. Once the block erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). RY/BY# will also transition to VOH. Specification tWHRH2 defines the block erase suspend latency. At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A Word Write command sequence can also be issued during erase suspend to program data in other blocks. Using the Word Write Suspend command (see **Section 4.8**), a word write operation can also be suspended. During a word write operation with block erase suspended, status register bit SR.7 will return to "0" and the RY/BY# output will transition to VoL. However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and RY/BY# will return to VoL. After the Erase Resume command is written, the device automatically outputs status register data when read (see Fig. 5). VPP must remain at VPPH1/2/3 (the same VPP level used for block erase) while block erase is suspended. RP# must also remain at VIH or VHH (the same RP# level used for block erase). WP# must also remain at VIL or VIH (the same WP# level used for block erase). Block erase cannot resume until word write operations initiated during block erase suspend have completed.

4.8 Word Write Suspend Command

The Word Write Suspend command allows word write interruption to read data in other flash memory locations. Once the word write process starts, writing the Word Write Suspend command requests that the WSM suspend the word write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Word Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the word write operation has been suspended (both will be set to "1"). RY/BY# will also transition to VOH. Specification tWHRH1 defines the word write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while word write is suspended are Read Status Register and Word Write Resume. After Word Write Resume command is written to the flash memory, the WSM will continue the word write process. Status register bits SR.2 and SR.7 will automatically clear and RY/BY# will return to VOL. After the Word Write Resume command is written, the device automatically outputs status register data when read (see Fig. 6). VPP must remain at VPPH1/2/3 (the same VPP level used for word write) while in word write suspend mode. RP# must also remain at VIH or VHH (the same RP# level used for word write). WP# must also remain at VIL or VIH (the same WP# level used for word write).

4.9 Set Block and Permanent Lock-Bit Commands

The combination of the software command sequence and hardware WP#, RP# pin provides most flexible block lock (write protection) capability. The word write/block erase operation is restricted by the status of block lock-bit, WP# pin, RP# pin and permanent lock-bit. The status of WP# pin, RP# pin and permanent lock-bit restricts the set block bit. When the permanent lock-bit has not been set, and when WP# = VIH or RP# = VHH, the block lock bit can be set with the status of the RP# pin. When RP# = VHH, the permanent lock-bit can be set with the permanent lock-bit set command. After the permanent lock-bit has been set, the write/erase operation to the block lock-bit can never be accepted. Refer to Table 5 for the hardware and the software write protection.

Set block lock-bit and permanent lock-bit are executed by a two-cycle command sequence. The

SHARP

set block or permanent lock-bit setup along with appropriate block or device address is written followed by either the set block lock-bit confirm (and an address within the block to be locked) or the set permanent lock-bit confirm (and any device address). The WSM then controls the set lock-bit algorithm. After the sequence is written, the device automatically outputs status register data when read (see **Fig. 7**). The CPU can detect the completion of the set lock-bit event by analyzing the RY/BY# pin output or status register bit SR.7.

When the set lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of set-up followed by execution ensures that lock-bits are not accidentally set. An invalid Set Block or Permanent Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1". Also, reliable operations occur only when Vcc = Vcc1/2/3/4 and VPP = VPPH1/2/3. In the absence of this high voltage, lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires that the permanent lock-bit be cleared and WP# = VIH or RP# = VHH. If it is attempted with the permanent lock-bit set, SR.1 and SR.4 will be set to "1" and the operation will fail. Set block lock-bit operations while VIH < RP# < VHH produce spurious results and should not be attempted. A successful set permanent lock-bit operation requires that RP# = VHH. If it is attempted with RP# = VIH, SR.1 and SR.4 will be set to "1" and the operation will fail. Set permanent lock-bit operations with VIH < RP# < VHH produce spurious results and should not be attempted.

4.10 Clear Block Lock-Bits Command

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. With the permanent lock-bit not set and WP# = VIH or RP# = VHH, block lock-bits can be cleared using the Clear Block Lock-Bits command. If the permanent lock-bit is set, clear block lock-bits operation is unable. See **Table 5** for a summary of hardware and software write protection options.

Clear block lock-bits option is executed by a twocycle command sequence. A clear block lock-bits setup is first written. After the command is written, the device automatically outputs status register data when read (see **Fig. 8**). The CPU can detect completion of the clear block lock-bits event by analyzing the RY/BY# pin output or status register bit SR.7.

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bits error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR.4 and SR.5 being set to "1". Also, a reliable clear block lock-bits operation can only occur when Vcc = VCC1/2/3/4 and VPP = VPPH1/2/3. In a clear block lockbits operation is attempted while $VPP \leq VPPLK$, SR.3 and SR.5 will be set to "1". In the absence of this high voltage, the block lock-bit contents are protected against alteration. A successful clear block lock-bits operation requires that the permanent lockbit is not set and WP# = VIH or RP# = VHH. If it is attempted with the permanent lock-bit set or WP# = VIL and RP# = VIH, SR.1 and SR.5 will be set to "1" and the operation will fail. A clear block lock-bits operation with VIH < RP# < VHH produce spurious results and should not be attempted.


If a clear block lock-bits operation is aborted due to VPP or Vcc transition out of valid range or WP# or RP# active transition, block lock-bit values are left in an undetermined state. A repeat of clear block

lock-bits is required to initialize block lock-bit contents to known values. Once the permanent lock-bit is set, it cannot be cleared.

OPERATION	PERMANENT LOCK-BIT	BLOCK LOCK-BIT	WP#	RP#	EFFECT
	Х	0	Х	VIH or VHH	Block Erase and Word Write Enabled
			Vін	Vih or Vhh	Block Lock-Bit Override.
			VIH		Block Erase and Word Write Enabled
Block Erase	0			Vнн	Block Lock-Bit Override.
or	0	1	N/II	VIII	Block Erase and Word Write Enabled
Word Write		I	VIL	Vih	Block is Locked.
				VIII	Block Erase and Word Write Disabled
	1		х	x	Permanent Lock-Bit is set.
	-		^	^	Block Erase and Word Write Disabled
			Vін	VIH or VHH	Set Block Lock-Bit Enabled
Set Block	0		VIL	Vнн	Set Block Lock-Bit Enabled
Lock-Bit		Х	VIL	Vін	Set Block Lock-Bit Disabled
LOCK-DI	1		х	x	Permanent Lock-Bit is set.
	-		Λ	^	Set Block Lock-Bit Disabled
Set Permanent	x	x	х	Vнн	Set Permanent Lock-Bit Enabled
Lock-Bit		~	Λ	Vін	Set Permanent Lock-Bit Disabled
			Vін	Vih or Vhh	Clear Block Lock-Bits Enabled
Clear Block	0		VIL	Vнн	Clear Block Lock-Bits Enabled
Lock-Bits		Х	VIL	Vін	Clear Block Lock-Bits Disabled
LOCK-DIIS	1		х	x	Permanent Lock-Bit is set.
			~	^	Clear Block Lock-Bits Disabled

Table 5 Write Protection Alternatives

				le 6 Status F				-
	SMS	ESS	ECLBS	WWSLBS	VPPS	WWSS	DPS	R
	7	6	5	4	3	2	1	0
1 0 SR.6 1 0 SR.5 1 0 SR.4 1 0 SR.3 0 SR.2 1 0 SR.1 1 0	= Read = Busy = ERA: = Block = Block = Error = Succe = WORI = VPP (= VPP (= VPP (= WOR = WOR	ty SE SUSPEND Carase Susper Carase in Prog SE AND CLEAR in Block Erase ressful Block E D WRITE AND SE in Word Write o ressful Word Write STATUS (VPP Low Detect, Op OK CA WRITE SUSPER d Write Susper d Write in Prog ICE PROTECT manent Lock-IE (RP# Lock De ck	gress/Complete LOCK-BITS ST, e or Clear Lock rase or Clear L T LOCK-BIT STA r Set Permanent or Set Permaner (S) peration Abort SPEND STATU	S) ed ATUS (ECLBS) c-Bits cock-Bits TUS (WWSLBS) /Block Lock-Bit t/Block Lock-Bit t/Block Lock-Bit S) ck-Bit and/or on Abort	write, or lock-b SR.6-0 are inva If both SR.5 ar configuration a entered. SR.3 does not The WSM inte Block Erase, V Clear Block L guaranteed to VPPH1/2/3. SR.1 does not and block lo Permanent loc Block Erase, V sequences. It in operation, if the and/or WP# is lock and perma Read Identifie block lock-bit s SR.0 is reserv	it configuration alid while SR.7 = and SR.4 are "1" attempt, an impr t provide a cont rrogates and ind Vord Write, Set ock-Bits comm reports accura provide a conti ck-bit values. ck-bit, block lock vord Write, or L nforms the syste e block lock-bit is not VIH, RP# i anent lock confi r Codes comm tatus.	E "O". s after a block e oper command inuous indicatio dicates the VPP Block/Permane and sequences te feedback onl nuous indication The WSM int c-bit, WP# and ock-Bit configura m, depending or s set, permanent s not VHH. Rea guration codes a and indicates p se and should b	rase or lock-bit sequence was n of VPP level. level only after ent Lock-Bit, or s. SR.3 is not y when VPP \neq of Permanent errogates the RP# only after ation command in the attempted t lock-bit is set, ding the block after writing the ermanent and



BUS OPERATION	COMMAND	COMMENTS		
Write	Erase Setup	Data = 20H Addr = Within Block to be Erased		
Write	Erase Confirm	Data = D0H Addr = Within Block to be Erased		
Read		Status Register Data		
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy		
Repeat for subsequent block erasures.				
Full status	s check can be	done after each block erase or after		

Full status check can be done after each block erase or after a sequence of block erasures.

Write FFH after the last block erase operation to place device in read array mode.

FULL STATUS CHECK PROCEDURE





Fig. 3 Automated Block Erase Flowchart



BUS OPERATION	COMMAND	COMMENTS				
Write	Setup Word Write	Data = 40H Addr = Location to be Written				
Write	Word Write	Data = Data to be Written Addr = Location to be Written				
Read	Status Register Data					
Standby Check SR.7 1 = WSM Ready 0 = WSM Busy						
Repeat fo	r subsequent w	vord writes.				
SR full sta	itus check can l	be done after each word write or after				

Write FFH after the last word write operation to place device

a sequence of word writes.

in read array mode.

FULL STATUS CHECK PROCEDURE




Fig. 4 Automated Word Write Flowchart




Fig. 5 Block Erase Suspend/Resume Flowchart





Fig. 6 Word Write Suspend/Resume Flowchart



BUS OPERATION	COMMAND	COMMENTS
Write	Set Block/Permanent Lock-Bit Setup	Data = 60H Addr = Block Address (Block), Device Address (Parmanent)
Write	Set Block or Permanent Lock-Bit Confirm	Data = 01H (Block), F1H (Parmanent) Addr = Block Address (Block), Device Address (Parmanent)
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Repeat fo	r subsequent lock-	bit set operations.

Full status check can be done after each lock-bit set operation or after a sequence of lock-bit set operations.

Write FFH after the last lock-bit set operation to place device in read array mode.

FULL STATUS CHECK PROCEDURE






Fig. 7 Set Block and Permanent Lock-Bit Flowchart



BUS OPERATION	COMMAND	COMMENTS
Write	Clear Block Lock-Bits Setup	Data = 60H Addr = X
Write	Clear Block Lock-Bits Confirm	Data = D0H Addr = X
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
	l after the last clear read array mode.	r block lock-bits operation to place

FULL STATUS CHECK PROCEDURE





5 DESIGN CONSIDERATIONS

5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Threeline control provides for :

- a. Lowest possible memory power consumption.
- b. Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

5.2 RY/BY# and Block Erase, Word Write, and Lock-Bit Configuration Polling

RY/BY# is a full CMOS output that provides a hardware method of detecting block erase, word write and lock-bit configuration completion. It transitions low after block erase, word write, or lock-bit configuration commands and returns to VOH when the WSM has finished executing the internal algorithm.

RY/BY# can be connected to an interrupt input of the system CPU or controller. It is active at all times. RY/BY# is also VOH when the device is in block erase suspend (with word write inactive), word write suspend or deep power-down modes.

5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current

issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its Vcc and GND and between its VPP and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection between Vcc and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

5.4 VPP Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designers pay attention to the VPP power supply trace. The VPP pin supplies the memory cell current for word writing and block erasing. Use similar trace widths and layout considerations given to the Vcc power bus. Adequate VPP supply traces and decoupling will decrease VPP voltage spikes and overshoots.

5.5 VCC, VPP, RP# Transitions

Block erase, word write and lock-bit configuration are not guaranteed if VPP falls outside of a valid VPPH1/2/3 range, Vcc falls outside of a valid Vcc1/2/3/4 range, or RP# \neq VIH or VHH. If VPP error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to VIL during block erase, word write, or lock-bit configuration, RY/BY# will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP# transitions to VIL clear the status register.

The CUI latches commands issued by system software and is not altered by VPP or CE# transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after Vcc transitions below VLKO.

After block erase, word write, or lock-bit configuration, even after VPP transitions down to VPPLK, the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block erasure, word writing, or lock-bit configuration during power transitions. Upon powerup, the device is indifferent as to which power supply (VPP or Vcc) powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for Vcc voltages above VLKO when VPP is active. Since both WE# and CE# must be low for a command write, driving either to VIH will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

In-system block lock and unlock capability prevents inadvertent data alteration. The device is disabled while RP# = VIL regardless of its control inputs state.

5.7 Power Consumption

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solidstate storage can consume negligible power by lowering RP# to VIL standby or sleep modes. If access is again needed, the devices can be read following the tPHQV and tPHWL wake-up cycles required after RP# is first raised to VIH. See Section 6.2.4 through 6.2.6 "AC CHARACTERISTICS -READ-ONLY and WRITE OPERATIONS" and Fig. 13, Fig. 14 and Fig. 15 for more information.

6 ELECTRICAL SPECIFICATIONS

6.1 Absolute Maximum Ratings*

- **Operating Temperature**
 - LH28F800SG-L

During Read, Block Erase, Word Write, and Lock-Bit Configuration 0 to +70°C ^(NOTE 1) Temperature under Bias...... – 10 to +80°C

• LH28F800SGH-L

Storage Temperature -65 to +125°C

Voltage On Any Pin (except Vcc, VpP, and RP#) ····· -2.0 to +7.0 V (NOTE 3)

- Vcc Supply Voltage -2.0 to +7.0 V (NOTE 3)
- VPP Update Voltage during Block Erase, Word Write, and Lock-Bit Configuration ···· -2.0 to +14.0 V ^(NOTE 3, 4)
- RP# Voltage with Respect to GND during Lock-Bit Configuration Operations ··· −2.0 to +14.0 V ^(NOTE 3, 4)

Output Short Circuit Current 100 mA (NOTE 5)

6.2 Operating Conditions

SYMBOL	PARAMETER	NOTE	MIN.	MAX.	UNIT	VERSIONS
Та	Operating Temperature	1	0	+70	°C	LH28F800SG-L
IA	Operating Temperature	1	-40	+85	°C	LH28F800SGH-L
VCC1	Vcc Supply Voltage (2.7 to 3.0 V)		2.7	3.0	V	
VCC2	Vcc Supply Voltage (3.3±0.3 V)		3.0	3.6	V	
VCC3	Vcc Supply Voltage (5.0±0.25 V)		4.75	5.25	V	LH28F800SG-L70/SGH-L70
VCC4	Vcc Supply Voltage (5.0±0.5 V)		4.50	5.50	V	

NOTE :

1. Test condition : Ambient temperature

NOTICE : The specifications are subject to change without notice. Verify with your local SHARP sales office that you have the latest datasheet before finalizing a design.

*WARNING : Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

- 1. Operating temperature is for commercial product defined by this specification.
- Operating temperature is for extended temperature product defined by this specification.
- 3. All specified voltages are with respect to GND. Minimum DC voltage is -0.5 V on input/output pins and -0.2 V on Vcc and VPP pins. During transitions, this level may undershoot to -2.0 V for periods < 20 ns. Maximum DC voltage on input/output pins and Vcc is Vcc+0.5 V which, during transitions, may overshoot to Vcc+2.0 V for periods < 20 ns.</p>
- Maximum DC voltage on VPP and RP# may overshoot to +14.0 V for periods < 20 ns.
- 5. Output shorted for no more than one second. No more than one output shorted at a time.

6.2.1 CAPACITANCE (NOTE 1)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT	CONDITION
CIN	Input Capacitance	7	10	pF	VIN = 0.0 V
Соит	Output Capacitance	9	12	pF	Vout = 0.0 V

 $T_A = +25^{\circ}C$, f = 1 MHz


NOTE :


1. Sampled, not 100% tested.


6.2.2 AC INPUT/OUTPUT TEST CONDITIONS

















Fig. 12 Transient Equivalent Testing Load Circuit

Test Configuration Capacitance Loading Value

TEST CONFIGURATION	C∟ (pF)
Vcc = 3.3±0.3 V, 2.7 to 3.0 V	50
$VCC = 5.0 \pm 0.25 V (NOTE 1)$	30
Vcc = 5.0±0.5 V	100

NOTE :

1. Applied to high-speed products, LH28F800SG-L70 and LH28F800SGH-L70.

6.2.3 DC CHARACTERISTICS

SYMBOL		NOTE	Vcc = 2.7	7 to 3.6 V	Vcc = 5	.0±0.5 V	UNIT	TEST
STMBOL	PARAMETER	NOTE	TYP.	MAX.	TYP.	MAX.	UNIT	CONDITIONS
L	Input Load Current	1		±0.5		±1	μA	Vcc = Vcc Max.
		•		±0.5		T 1	μΛ	VIN = VCC or GND
Ilo	Output Leakage Current	1		±0.5		±10	μA	Vcc = Vcc Max.
		·		±0.5		10	μ/	VOUT = VCC or GND
								CMOS Inputs
				100		100	μA	Vcc = Vcc Max.
lccs	Vcc Standby Current	1, 3, 6						CE# = RP# = Vcc±0.2 V
	-							TTL Inputs
				2		2	mA	Vcc = Vcc Max.
								CE# = RP# = VH
ICCD	Vcc Deep Power-Down Current	1		12		16	μA	$RP\# = GND \pm 0.2 V$
	Current							IOUT (RY/BY#) = 0 mA CMOS Inputs
								Vcc = Vcc Max.
								CE# = GND
				25		50	mA	f = 5 MHz (3.3 V, 2.7 V),
								8 MHz (5 V)
								IOUT = 0 mA
ICCR	Vcc Read Current	1, 5, 6						TTL Inputs
								Vcc = Vcc Max.
								CE# = GND
				30		65	mA	f = 5 MHz (3.3 V, 2.7 V),
								8 MHz (5 V)
								IOUT = 0 mA
				17		_	mA	VPP = 2.7 to 3.6 V
Iccw	Vcc Word Write or Set Lock-Bit Current	1, 7		17		35	mA	VPP = 5.0±0.5 V
	Set Lock-Bit Cullent			12		30	mA	VPP = 12.0±0.6 V
	Vcc Block Erase or			17		—	mA	VPP = 2.7 to 3.6 V
ICCE	Clear Block Lock-Bits	1, 7		17		30	mA	VPP = 5.0±0.5 V
	Current			12		25	mA	VPP = 12.0±0.6 V
Iccws	Vcc Word Write or Block	1, 2		6		10	mA	CE# = VIH
ICCES	Erase Suspend Current	., _						
IPPS	VPP Standby or Read Current	1		±15		±15	μA	VPP ≤ VCC
IPPR		-		200		200	μA	VPP > VCC
IPPD	VPP Deep Power-Down	1		5		5	μA	RP# = GND±0.2 V
	Current							
Innus	VPP Word Write or	4 7		80		-	mA	VPP = 2.7 to 3.6 V
I PPW	Set Lock-Bit Current	1, 7		80		80	mA mA	$VPP = 5.0 \pm 0.5 V$
	VPP Block Erase or			30 40		30	mA mA	VPP = 12.0±0.6 V VPP = 2.7 to 3.6 V
IPPE		1, 7		40		40	mA mA	VPP = 2.7 to 3.6 V VPP = 5.0±0.5 V
IFFE	Clear Block Lock-Bits Current	1, 1		40 30		40 30	mA mA	$VPP = 5.0 \pm 0.5 V$ $VPP = 12.0 \pm 0.6 V$
IPPWS	VPP Word Write or Block			30		30		VFF - 12.0±0.0 V
IPPWS IPPES	Erase Suspend Current	1		200		200	μA	VPP = VPPH1/2/3
ILLE9	Liase Suspend Current	L						

	DADAMETED	NOTE	Vcc = 2.7	7 to 3.6 V	Vcc = 5	.0±0.5 V		TEST
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	UNIT	CONDITIONS
VIL	Input Low Voltage	7	-0.5	0.8	-0.5	0.8	V	
Viн	Input High Voltage	7	2.0	Vcc +0.5	2.0	Vcc +0.5	V	
Vol	Output Low Voltage	3, 7		0.4		0.45	V	$Vcc = Vcc Min. \\ IoL = 5.8 mA (Vcc = 5 V), \\ IoL = 2.0 mA (Vcc = 3.3 V, 2.7 V)$
Voh1	Output High Voltage (TTL)	3, 7	2.4		2.4		V	Vcc = Vcc Min. IOH = -2.5 mA (Vcc = 5 V), IOH = -2.0 mA (Vcc = 3.3 V, 2.7 V)
Vон2	Output High Voltage	3, 7	0.85 Vcc		0.85 Vcc		V	Vcc = Vcc Min. IoH = $-2.5 \mu A$
	(CMOS)		Vcc -0.4		Vcc -0.4		V	Vcc = Vcc Min. Іон = –100 µА
Vpplk	VPP Lockout Voltage during Normal Operations	4, 7		1.5		1.5	V	
VPPH1	VPP Voltage during Word Write, Block Erase or Lock-Bit Operations		2.7	3.6	_	_	v	
VPPH2	VPP Voltage during Word Write, Block Erase or Lock-Bit Operations		4.5	5.5	4.5	5.5	V	
Vррнз	VPP Voltage during Word Write, Block Erase or Lock-Bit Operations		11.4	12.6	11.4	12.6	V	
Vlko	Vcc Lockout Voltage		2.0		2.0		V	
Vнн	RP# Unlock Voltage	8	11.4	12.6	11.4	12.6	V	Set permanent lock-bit Override block lock-bit

6.2.3 DC CHARACTERISTICS (contd.)

- All currents are in RMS unless otherwise noted. Typical values at nominal Vcc voltage and TA = +25°C. These currents are valid for all product versions (packages and speeds).
- Iccws and Icces are specified with the device deselected. If reading or word writing in erase suspend mode, the device's current draw is the sum of Iccws or Icces and IccR or Iccw, respectively.
- 3. Includes RY/BY#.
- Block erases, word writes, and lock-bit configurations are inhibited when VPP ≤ VPPLK, and not guaranteed in the range between VPPLK (max.) and VPPH1 (min.), between VPPH1 (max.) and VPPH2 (min.), between VPPH2 (max.) and VPPH3 (min.), and above VPPH3 (max.).

- Automatic Power Saving (APS) reduces typical ICCR to 1 mA at 5 V Vcc and 3 mA at 2.7 to 3.6 V Vcc in static operation.
- CMOS inputs are either Vcc±0.2 V or GND±0.2 V. TTL inputs are either Vi∟ or ViH.
- 7. Sampled, not 100% tested.
- 8. Permanent lock-bit set operations are inhibited when RP# = VIH. Block lock-bit configuration operations are inhibited when the permanent lock-bit is set or RP# = VIH and WP# = VIL. Block erases and word writes are inhibited when the corresponding block lock-bit is set and RP# = VIH and WP# = VIL or the permanent lock-bit is set. Block erase, word write, and lock-bit configuration operations are not guaranteed with VIH < RP# < VHH and should not be attempted.

6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS (NOTE 1)

• Vcc = 2.7 to 3.0 V, TA = 0 to +70°C or −40 to +85°C

	VERSIONS			00SG-L70 0SGH-L70	LH28F80	UNIT	
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	
t AVAV	Read Cycle Time		100		120		ns
tavqv	Address to Output Delay			100		120	ns
t ELQV	CE# to Output Delay	2		100		120	ns
t PHQV	RP# High to Output Delay			600		600	ns
t GLQV	OE# to Output Delay	2		45		50	ns
tELQX	CE# to Output in Low Z	3	0		0		ns
t EHQZ	CE# High to Output in High Z	3		45		55	ns
tGLQX	OE# to Output in Low Z	3	0		0		ns
tGHQZ	OE# High to Output in High Z	3		20		25	ns
toн	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns

• Vcc = 3.3±0.3 V, TA = 0 to +70°C or -40 to +85°C

	VERSIONS		LH28F80	0SG-L70	LH28F80	0SG-L10	
	VERSIONS		LH28F800	0SGH-L70	LH28F80	UNIT	
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	
t AVAV	Read Cycle Time		85		100		ns
t AVQV	Address to Output Delay			85		100	ns
t ELQV	CE# to Output Delay	2		85		100	ns
t PHQV	RP# High to Output Delay			600		600	ns
t GLQV	OE# to Output Delay	2		40		45	ns
t ELQX	CE# to Output in Low Z	3	0		0		ns
t EHQZ	CE# High to Output in High Z	3		40		45	ns
tGLQX	OE# to Output in Low Z	3	0		0		ns
tGHQZ	OE# High to Output in High Z	3		15		20	ns
	Output Hold from Address, CE# or	3	0		0		ns
toн	OE# Change, Whichever Occurs First		0		U		115

NOTES :

1. See AC Input/Output Reference Waveform (Fig. 9 through Fig. 11) for maximum allowable input slew rate.

2. OE# may be delayed up to tELQV-tGLQV after the falling edge of CE# without impact on tELQV.

3. Sampled, not 100% tested.

6.2.4 AC CHARACTERISTICS - READ ONLY OPERATIONS (contd.) (NOTE 1)

	VERSIONS		Vcc±0.25 V LH28F800 LH28F8005							
			0.5 V				00SG-L70 0SGH-L70		00SG-L10 0SGH-L10	UNIT
SYMBOL	PARAMETER	1	NOTE	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
tavav	Read Cycle Time			70		80		100		ns
tavqv	Address to Output Delay				70		80		100	ns
t ELQV	CE# to Output Delay		2		70		80		100	ns
t PHQV	RP# High to Output Delay				400		400		400	ns
t GLQV	OE# to Output Delay		2		40		45		50	ns
t ELQX	CE# to Output in Low Z		3	0		0		0		ns
t EHQZ	CE# High to Output in High 2	z	3		55		55		55	ns
tGLQX	OE# to Output in Low Z		3	0		0		0		ns
tGHQZ	OE# High to Output in High 2	Z	3		10		10		15	ns
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs First		3	0		0		0		ns

• Vcc = 5.0±0.25 V, 5.0±0.5 V, TA = 0 to +70°C or −40 to +85°C

- See AC Input/Output Reference Waveform (Fig. 9 through Fig. 11) for maximum allowable input slew rate.
- OE# may be delayed up to tELQV-tGLQV after the falling edge of CE# without impact on tELQV.
- 3. Sampled, not 100% tested.
- See Fig. 10 "Transient Input/Output Reference Waveform" and Fig. 12 "Transient Equivalent Testing Load Circuit" (High Speed Configuration) for testing characteristics.
- See Fig. 11 "Transient Input/Output Reference Waveform" and Fig. 12 "Transient Equivalent Testing Load Circuit" (Standard Configuration) for testing characteristics.




Fig. 13 AC Waveform for Read Operations

6.2.5 AC CHARACTERISTICS FOR WE#-CONTROLLED WRITE OPERATIONS (NOTE 1)

• Vcc = 2.7 to 3.0 V, TA = 0 to +70°C or −40 to +85°C

	VERSIONS		LH28F80	0SG-L70	LH28F80	0SG-L10	
	VERSIONS		LH28F80	0SGH-L70	LH28F80	UNIT	
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	
tavav	Write Cycle Time		100		120		ns
t PHWL	RP# High Recovery to WE# Going Low	2	1		1		μs
telwl	CE# Setup to WE# Going Low		10		10		ns
twLwH	WE# Pulse Width		50		50		ns
tрннwн	RP# VHH Setup to WE# Going High	2	100		100		ns
t VPWH	VPP Setup to WE# Going High	2	100		100		ns
tavwh	Address Setup to WE# Going High	3	50		50		ns
t DVWH	Data Setup to WE# Going High	3	50		50		ns
tWHDX	Data Hold from WE# High		5		5		ns
t WHAX	Address Hold from WE# High		5		5		ns
twhen	CE# Hold from WE# High		10		10		ns
tWHWL	WE# Pulse Width High		30		30		ns
t WHRL	WE# High to RY/BY# Going Low			100		100	ns
tWHGL	Write Recovery before Read		0		0		ns
tQVVL	VPP Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns
t QVPH	RP# VHH Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns

• Vcc = 3.3±0.3 V, TA = 0 to +70°C or -40 to +85°C

	VERSIONS		LH28F80	0SG-L70	LH28F80	0SG-L10	
	VERSIONS		LH28F80	0SGH-L70	LH28F800	SGH-L10	UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	
tavav	Write Cycle Time		85		100		ns
t PHWL	RP# High Recovery to WE# Going Low	2	1		1		μs
telwl	CE# Setup to WE# Going Low		10		10		ns
twLwH	WE# Pulse Width		50		50		ns
tрннwн	RP# Vнн Setup to WE# Going High	2	100		100		ns
t VPWH	VPP Setup to WE# Going High	2	100		100		ns
t AVWH	Address Setup to WE# Going High	3	50		50		ns
t DVWH	Data Setup to WE# Going High	3	50		50		ns
t WHDX	Data Hold from WE# High		5		5		ns
t WHAX	Address Hold from WE# High		5		5		ns
t WHEH	CE# Hold from WE# High		10		10		ns
t WHWL	WE# Pulse Width High		30		30		ns
tWHRL	WE# High to RY/BY# Going Low			100		100	ns
tWHGL	Write Recovery before Read		0		0		ns
tQVVL	VPP Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns
t QVPH	RP# VHH Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns


- Read timing characteristics during block erase, word write and lock-bit configuration operations are the same as during read-only operations. Refer to Section 6.2.4 "AC CHARACTERISTICS" for read-only operations.
- 2. Sampled, not 100% tested.

- 3. Refer to **Table 3** for valid AIN and DIN for block erase, word write, or lock-bit configuration.
- VPP should be held at VPPH1/2/3 (and if necessary RP# should be held at VHH) until determination of block erase, word write, or lock-bit configuration success (SR.1/3/4/5 = 0).

6.2.5 AC CHARACTERISTICS FOR WE#-CONTROLLED WRITE OPERATIONS (contd.) (NOTE 1)

	VERSIONS	Vcc±(0.25 V		00SG-L70 0SGH-L70					
			0.5 V				00SG-L70 0SGH-L70		00SG-L10 0SGH-L10	UNIT
SYMBOL	PARAMETER	1	NOTE	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.]
tavav	Write Cycle Time			70		80		100		ns
t PHWL	RP# High Recovery to WE# Going Low		2	1		1		1		μs
t ELWL	CE# Setup to WE# Going Lo	w		10		10		10		ns
tw∟wн	WE# Pulse Width			40		40		40		ns
tрннwн	RP# VHH Setup to WE# Going H	ligh	2	100		100		100		ns
t∨pwн	VPP Setup to WE# Going Hig	jh 🛛	2	100		100		100		ns
tavwн	Address Setup to WE# Going Hi	igh	3	40		40		40		ns
tdvwн	Data Setup to WE# Going Hi	gh	3	40		40		40		ns
twhdx	Data Hold from WE# High			5		5		5		ns
t WHAX	Address Hold from WE# High	ו		5		5		5		ns
tWHEH	CE# Hold from WE# High			10		10		10		ns
twнw∟	WE# Pulse Width High			30		30		30		ns
tWHRL	WE# High to RY/BY# Going Lo	ow			90		90		90	ns
twhgl	Write Recovery before Read			0		0		0		ns
tqvvl	VPP Hold from Valid SRD, RY/BY# High		2, 4	0		0		0		ns
tqvph	RP# V _{HH} Hold from Valid SR RY/BY# High	D,	2, 4	0		0		0		ns

- Read timing characteristics during block erase, word write and lock-bit configuration operations are the same as during read-only operations. Refer to Section 6.2.4 "AC CHARACTERISTICS" for read-only operations.
- 2. Sampled, not 100% tested.
- Refer to Table 3 for valid AIN and DIN for block erase, word write, or lock-bit configuration.
- VPP should be held at VPPH1/2/3 (and if necessary RP# should be held at VHH) until determination of block erase, word write, or lock-bit configuration success (SR.1/3/4/5 = 0).
- See Fig. 10 "Transient Input/Output Reference Waveform" and Fig. 12 "Transient Equivalent Testing Load Circuit" (High Speed Configuration) for testing characteristics.
- See Fig. 11 "Transient Input/Output Reference Waveform" and Fig. 12 "Transient Equivalent Testing Load Circuit" (Standard Configuration) for testing characteristics.





6.2.6 AC CHARACTERISTICS FOR CE#-CONTROLLED WRITE OPERATIONS (NOTE 1)

• Vcc = 2.7 to 3.0 V, TA = 0 to +70°C or -40 to +85°C

	VERSIONS		LH28F80	0SG-L70	LH28F80	0SG-L10	
	VERSIONS		LH28F80	0SGH-L70	LH28F80	0SGH-L10	UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	
tavav	Write Cycle Time		100		120		ns
t PHEL	RP# High Recovery to CE# Going Low	2	1		1		μs
tWLEL	WE# Setup to CE# Going Low		0		0		ns
teleh	CE# Pulse Width		70		70		ns
t PHHEH	RP# VHH Setup to CE# Going High	2	100		100		ns
t VPEH	VPP Setup to CE# Going High	2	100		100		ns
taven	Address Setup to CE# Going High	3	50		50		ns
t DVEH	Data Setup to CE# Going High	3	50		50		ns
t EHDX	Data Hold from CE# High		5		5		ns
t EHAX	Address Hold from CE# High		5		5		ns
t EHWH	WE# Hold from CE# High		0		0		ns
t EHEL	CE# Pulse Width High		25		25		ns
t EHRL	CE# High to RY/BY# Going Low			100		100	ns
t EHGL	Write Recovery before Read		0		0		ns
tQVVL	VPP Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns
t QVPH	RP# VHH Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns

• Vcc = 3.3±0.3 V, TA = 0 to +70°C or -40 to +85°C

	VERSIONS			00SG-L70 0SGH-L70		0SG-L10 0SGH-L10	UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	
tavav	Write Cycle Time		85		100		ns
t PHEL	RP# High Recovery to CE# Going Low	2	1		1		μs
tWLEL	WE# Setup to CE# Going Low		0		0		ns
t ELEH	CE# Pulse Width		70		70		ns
t PHHEH	RP# VHH Setup to CE# Going High	2	100		100		ns
t VPEH	VPP Setup to CE# Going High	2	100		100		ns
t AVEH	Address Setup to CE# Going High	3	50		50		ns
t DVEH	Data Setup to CE# Going High	3	50		50		ns
t EHDX	Data Hold from CE# High		5		5		ns
t EHAX	Address Hold from CE# High		5		5		ns
t EHWH	WE# Hold from CE# High		0		0		ns
t EHEL	CE# Pulse Width High		25		25		ns
t EHRL	CE# High to RY/BY# Going Low			100		100	ns
t EHGL	Write Recovery before Read		0		0		ns
tQVVL	VPP Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns
t QVPH	RP# VHH Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns

NOTES :

- In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold, and inactive WE# times should be measured relative to the CE# waveform.
- 3. Refer to **Table 3** for valid AIN and DIN for block erase, word write, or lock-bit configuration.
- VPP should be held at VPPH1/2/3 (and if necessary RP# should be held at VHH) until determination of block erase, word write, or lock-bit configuration success (SR.1/3/4/5 = 0).

2. Sampled, not 100% tested.

6.2.6 AC CHARACTERISTICS FOR CE#-CONTROLLED WRITE OPERATIONS (contd.) (NOTE 1)

• Vcc = 5.0±0.25 V, 5.0±0.5 V, TA = 0 to +70°C or -40 to +85°C

		cc ±0.25 V		00SG-L70 0SGH-L70					
						00SG-L70 0SGH-L70		00SG-L10 0SGH-L10	UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.]
tavav	Write Cycle Time		70		80		100		ns
t PHEL	RP# High Recovery to CE# Going Low	2	1		1		1		μs
tWLEL	WE# Setup to CE# Going Low		0		0		0		ns
t ELEH	CE# Pulse Width		50		50		50		ns
tрннен	RP# VHH Setup to CE# Going Hig	h 2	100		100		100		ns
tvpeh	VPP Setup to CE# Going High	2	100		100		100		ns
t AVEH	Address Setup to CE# Going High	ı 3	40		40		40		ns
t DVEH	Data Setup to CE# Going High	ı 3	40		40		40		ns
t EHDX	Data Hold from CE# High		5		5		5		ns
t EHAX	Address Hold from CE# High		5		5		5		ns
t EHWH	WE# Hold from CE# High		0		0		0		ns
tehel	CE# Pulse Width High		25		25		25		ns
t EHRL	CE# High to RY/BY# Going Lo	w		90		90		90	ns
t EHGL	Write Recovery before Read		0		0		0		ns
tqvvl	VPP Hold from Valid SRD, RY/BY# High	2, 4	0		0		0		ns
tqvph	RP# Vнн Hold from Valid SRD RY/BY# High	, 2, 4	0		0		0		ns

- In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold, and inactive WE# times should be measured relative to the CE# waveform.
- 2. Sampled, not 100% tested.
- Refer to Table 3 for valid AIN and DIN for block erase, word write, or lock-bit configuration.
- VPP should be held at VPPH1/2/3 (and if necessary RP# should be held at VHH) until determination of block erase, word write, or lock-bit configuration success (SR.1/3/4/5 = 0).
- See Fig. 10 "Transient Input/Output Reference Waveform" and Fig. 12 "Transient Equivalent Testing Load Circuit" (High Speed Configuration) for testing characteristics.
- See Fig. 11 "Transient Input/Output Reference Waveform" and Fig. 12 "Transient Equivalent Testing Load Circuit" (Standard Configuration) for testing characteristics.




Fig. 15 AC Waveform for CE#-Controlled Write Operations

6.2.7 RESET OPERATIONS




Fig. 16 AC Waveform for Reset Operation

Reset AC	Specifications	(NOTE 1)
----------	----------------	----------

		NOTE	Vcc = 2.7	7 to 3.6 V	Vcc = 5	.0±0.5 V	
SYMBOL	PARAMETER		MIN.	MAX.	MIN.	MAX.	UNIT
to ou	RP# Pulse Low Time (If RP# is tied to Vcc,		100		100		
t PLPH	this specification is not applicable)		100		100		ns
to ou	RP# Low to Reset during Block Erase,	2, 3		20		12	
t PLRH	Word Write or Lock-Bit Configuration	2, 3		28 (2.7 V Vcc)		12	μs
	Vcc 2.7 V to RP# High						
t235VPH	Vcc 3.0 V to RP# High	4	100		100		ns
	Vcc 4.5 V to RP# High						

NOTES :

- 1. These specifications are valid for all product versions (packages and speeds).
- If RP# is asserted while a block erase, word write, or lock-bit configuration operation is not executing, the reset will complete within 100 ns.
- 3. A reset time, tPHQV, is required from the latter of RY/BY# or RP# going high until outputs are valid.

4. When the device power-up, holding RP#-low minimum 100 ns is required after Vcc has been in predefined range and also has been in stable there.

6.2.8 BLOCK ERASE, WORD WRITE AND LOCK-BIT CONFIGURATION PERFORMANCE (NOTE 3, 4)

			Vpp =	= 2.7 to	3.0 V	VPP	= 5.0±0	.5 V	VPP	= 12.0±0).6 V	
SYMBOL	PARAMETER	NOTE	MIN.	TYP.(NOTE 1)	MAX.	MIN.	TYP.(NOTE 1)	MAX.	MIN.	TYP. ^(NOTE 1)	MAX.	UNIT
twhqv1 tehqv1	Word Write Time	2	49	63		20	28			15.4		μs
	Block Write Time	2	1.7	2.1		0.7	1.0			0.56		S
twhqv2 tehqv2	Block Erase Time	2		3.0			2.0			1.9		s
twhqv3 tehqv3	Set Lock-Bit Time	2		44			28			24.4		μs
twhqv4 tehqv4	Clear Block Lock-Bits Time	2		3.8			2.6			2.3		s
twhrh1 tehrh1	Word Write Suspend Latency Time to Read			12.6			10.5			10.5		μs
twhrh2 tehrh2	Erase Suspend Latency Time to Read			34.1			20.2			20.2		μs

• Vcc = 2.7 to 3.0 V, TA = 0 to +70°C or -40 to +85°C

• Vcc = 3.3±0.3 V, TA = 0 to +70°C or -40 to +85°C

			VPP	= 3.3±0	.3 V	VPP	= 5.0±0	.5 V	VPP	= 12.0±0).6 V	
SYMBOL	PARAMETER	NOTE	MIN.	TYP.(NOTE 1)	MAX.	MIN.	TYP. ^(NOTE 1)	MAX.	MIN.	TYP. ^(NOTE 1)	MAX.	UNIT
twHQV1 tEHQV1	Word Write Time	2	35	45		14	20			11		μs
	Block Write Time	2	1.2	1.5		0.5	0.7			0.4		S
twhqv2 tehqv2	Block Erase Time	2		2.1			1.4			1.3		s
twhqv3 tehqv3	Set Lock-Bit Time	2		31			20			17.4		μs
twhqv4 tehqv4	Clear Block Lock-Bits Time	2		2.7			1.8			1.6		s
tWHRH1 tEHRH1	Word Write Suspend Latency Time to Read			9			7.5			7.5		μs
tWHRH2 tEHRH2	Erase Suspend Latency Time to Read			24.3			14.4			14.4		μs

NOTES :

- Typical values measured at TA = +25°C and nominal voltages. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.
- 3. These performance numbers are valid for all speed versions.
- 4. Sampled, not 100% tested.

2. Excludes system-level overhead.

6.2.8 BLOCK ERASE, WORD WRITE AND LOCK-BIT CONFIGURATION PERFORMANCE (contd.) (NOTE 3, 4)


			Vpp	= 5.0±0	.5 V	VPP	= 12.0±0).6 V	
SYMBOL	PARAMETER	NOTE	MIN.	TYP.(NOTE 1)	MAX.	MIN.	TYP.(NOTE 1)	MAX.	UNIT
twhqv1 tehqv1	Word Write Time	2	10	14			7.5		μs
	Block Write Time	2	0.4	0.5			0.25		S
twhqv2 tehqv2	Block Erase Time	2		1.3			1.2		s
twhqv3 tehqv3	Set Lock-Bit Time	2		18			15		μs
twhqv4 tehqv4	Clear Block Lock-Bits Time	2		1.6			1.5		s
twhrh1 tehrh1	Word Write Suspend Latency Time to Read			7.5			6		μs
twhrh2 tehrh2	Erase Suspend Latency Time to Read			14.4			14.4		μs

• Vcc = 5.0±0.25 V, 5.0±0.5 V, TA = 0 to +70°C or -40 to +85°C

- Typical values measured at TA = +25°C and nominal voltages. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.
- 2. Excludes system-level overhead.

- 3. These performance numbers are valid for all speed versions.
- 4. Sampled, not 100% tested.

7 ORDERING INFORMATION



		AL COMBINATIONS			
OPTION	ORDER CODE	Vcc = 2.7 to 3.0 V	$Vcc = 3.3 \pm 0.3 V$	Vcc = 5.0±0.5 V	Vcc = 5.0±0.25 V
OFTION	ORDER CODE	50 pF load,	50 pF load,	100 pF load,	30 pF load,
		1.35 V I/O Levels	1.5 V I/O Levels	TTL I/O Levels	1.5 V I/O Levels
1	LH28F800SGXX-L70	100 ns	85 ns	80 ns	70 ns
2	LH28F800SGXX-L10	120 ns	100 ns	100 ns	

